Locality: Pune Area, India
Summary: ASIC Design Verification Engineer
Current: ASIC Design Verification Engineer at eInfochips
Past: Team Lead at Vayavyalabs pvt ltd Design Verification Engineer at Saankhya Labs Pvt Ltd
Education: Kendriya Vidyalaya (1991-2001)
Experience: eInfochips (Privately Held; Semiconductors industry): ASIC Design Verification Engineer, (February 2010-Present)
Vayavyalabs pvt ltd (Information Technology and Services industry): Team Lead, (April 2009-October 2009) Designing OVM (Open Verification Methodology) compatible Verification Environment (Layered Test Bench with random constraint stimulus)...
Interests: career opportunities, job inquiries, expertise requests, business deals, reference requests, getting back in touch
Asked by vishwajeet b in Bizarre at 1:19 PM ... © 2006 - 2010 ibibo Web Pvt Ltd. All rights reserved.
Posted in Bizarre by vishwajeet b at 6:42 PM on December 07, 2010 ... Quit interesting...Undoubtedly and amazingly, She is a perfect illustration of ...
http://www.google.com/#hl=en&source=hp&q=vishwajeet+bose&aq=0p&aqi=g-p1&oq=vishwajeet+b&fp=e8d6ef47431c6a4a. Type your name in a search engine, and your description is displayed ...
furture please tell me whether you are recognised with such mails. please ensure on my e-mail id soliciting youe best advise thanks & regards mr. vishwajeet b. kadam
a b c d e f g h i j k l; 1: b.v.v.s.polytechnic (autonomkous), bagalkot : 2: general merrit list of the candidates who have applied for the admission to